Skip to main content

Posts

Analog IC Design Interview Questions

By
The Silicon Stack · Interview Prep 70 Analog IC Design Interview Questions Every VLSI/Analog Aspirant Should Practice A structured Q&A walkthrough — from MOSFET basics to PLL loop filters — with concise, interview-ready answers. Asked at: TI · Analog Devices · Intel · Qualcomm · NVIDIA · AMD · Broadcom · Infineon · NXP · MediaTek · ST · Samsung · Apple · Google Roles: Analog Design · Mixed Signal · AMS · ADC/DAC · PLL · LDO · Bandgap · Op-Amp · RFIC Experience: 0–5 years If you are preparing for an analog or mixed-signal interview, you have probably noticed that the same families of questions keep repeating across companies — small-signal models, mirrors, differential pairs, frequency response, data converters, PLLs. The questions are not random; they test whether you can reason from device physics upward to circuit behaviour. This post walks through 70 of the most-asked analog IC design interview questions , gr...
Post a Comment
Read more
Recent posts

Fusion Compiler Overview

By
Fusion Compiler Overview | The Silicon Stack EDA Tools & Industry Guidance · Part 8 Fusion Compiler: Unifying Synthesis and Place-and-Route Why Synopsys merged Design Compiler and ICC2 into one data model, and a real fc_shell RTL-to-GDSII run. In this post 1. Overview 2. Use Case & Who It's For 3. Where It Sits in the Design Flow 4. Installation & Licensing 5. Hands-On Example: A Unified RTL-to-GDSII Run 6. Key Takeaways 1. Overview Fusion Compiler is Synopsys's unified RTL-to-GDSII implementation tool. Instead of running Design Compiler and IC Compiler II as two separate tools that hand off a netlist file, Fusion Compiler combines synthesis and place-and-route into one product on a single, shared data model — in practice, Fusion Compiler = Design Compiler's synthesis engines + IC Compiler II's physical engines, sharing one in-memory design representation instead of two. ...
Post a Comment
Read more

IC Compiler II (ICC2) Overview

By
IC Compiler II (ICC2) Overview | The Silicon Stack EDA Tools & Industry Guidance · Part 7 IC Compiler II (ICC2): From Netlist to Physical Layout How floorplanning, placement, CTS, and routing turn a gate-level netlist into tapeout-ready layout. In this post 1. Overview 2. Use Case & Who It's For 3. Where It Sits in the Design Flow 4. Installation & Licensing 5. Hands-On Example: A Basic Place-and-Route Run 6. Key Takeaways 1. Overview IC Compiler II (ICC2) is Synopsys's place-and-route (physical implementation) tool: it takes a synthesized gate-level netlist and SDC constraints, and produces an actual physical layout — floorplan, cell placement, clock tree, and routed metal — ready for signoff and tapeout. ICC2's place-and-route technology is also the physical engine embedded inside Fusion Compiler, which pairs it with Design Compiler's synthesis in a single unified data mo...
Post a Comment
Read more

Design Compiler Synthesis Overview

By
Design Compiler Synthesis Overview | The Silicon Stack EDA Tools & Industry Guidance · Part 6 Design Compiler: RTL Synthesis, From HDL to Gates How Design Compiler maps RTL onto a standard-cell library, and a real dc_shell compile_ultra run. In this post 1. Overview 2. Use Case & Who It's For 3. Where It Sits in the Design Flow 4. Installation & Licensing 5. Hands-On Example: A Basic Synthesis Run 6. Key Takeaways 1. Overview Design Compiler is Synopsys's RTL synthesis tool — the piece of the flow that translates behavioral RTL (Verilog/SystemVerilog or VHDL) into a technology-mapped gate-level netlist built from cells in your target standard-cell library. It has been the reference synthesis tool taught in ASIC design courses for decades, and Design Compiler Graphical extends it with a visual schematic and floorplan-aware synthesis view. Note Design Compiler on its own pro...
Post a Comment
Read more