CMOS Transistor Fundamentals

CMOS Transistor Fundamentals: Understanding NMOS, PMOS, Regions of Operation & Threshold Voltage

Series: CMOS Design Fundamentals – Day 2

Every digital chip, from a smartwatch to a supercomputer, is ultimately built from millions or even billions of MOSFET transistors.

Before learning CMOS logic gates or digital circuit design, it is essential to understand how an individual transistor works.

This article introduces the MOSFET structure, NMOS and PMOS operation, regions of operation, threshold voltage, and current-voltage characteristics.

What is a MOSFET?

MOSFET stands for

Metal-Oxide-Semiconductor Field Effect Transistor

It is a voltage-controlled semiconductor device used for switching and amplification.

Unlike BJTs, MOSFETs require almost no gate current, making them ideal for low-power CMOS technology.

Each MOSFET has four terminals:

Gate (G)
Source (S)
Drain (D)
Body (Bulk)

The gate controls whether current flows between source and drain.

NMOS Transistor

NMOS is built on a P-type substrate.

When the gate voltage exceeds the threshold voltage,

VGS > VTH

an inversion channel forms, allowing electrons to flow.

Characteristics

Majority carriers: Electrons
Fast switching
Strong pull-down device
Connected to GND in CMOS

PMOS Transistor

PMOS is built inside an N-Well.

It turns ON when

VGS < –VTH

Current flows using holes.

Characteristics

Majority carriers: Holes
Strong pull-up device
Connected to VDD

NMOS vs PMOS

NMOS	PMOS
Pulls output LOW	Pulls output HIGH
Electron conduction	Hole conduction
Faster	Slightly slower
Built on P-substrate	Built inside N-well

Together they form CMOS logic.

Regions of Operation

1. Cutoff Region

No channel exists.

Current ≈ 0

The transistor behaves like an open switch.

2. Linear (Triode) Region

A conducting channel exists.

Current increases almost linearly with VDS.

Used in switches.

3. Saturation Region

Channel pinches off near the drain.

Current becomes almost independent of VDS.

Most digital switching occurs through this region.

Threshold Voltage

Threshold voltage (VTH) is the minimum gate voltage required to create a conducting channel.

Typical values

NMOS

0.3V–0.7V

PMOS

−0.3V to −0.7V

Current-Voltage Characteristics

Two important plots describe MOSFET behavior.

Output Characteristics

ID vs VDS

Shows how drain current changes with drain voltage.

Transfer Characteristics

ID vs VGS

Shows how current increases once the threshold voltage is crossed.

Why NMOS Pulls Down Better

Electrons have higher mobility than holes.

Therefore

NMOS provides stronger pull-down
PMOS provides pull-up

Designers usually make PMOS wider to compensate.

Practical Applications

MOSFETs are used in

CMOS logic
Memory cells
Analog circuits
Voltage regulators
Processors
AI accelerators

Key Takeaways

✔ MOSFET is the building block of CMOS.

✔ NMOS pulls LOW.

✔ PMOS pulls HIGH.

✔ Threshold voltage determines switching.

✔ Understanding transistor regions is essential before learning logic gates.

What's Next?

Next we'll combine NMOS and PMOS to build the most important digital circuit—

The CMOS Inverter.

Comments

Module 1 — SystemVerilog Basics

VLSI Verification • SystemVerilog Series Module 1 — SystemVerilog Basics A complete, example-driven walkthrough of SystemVerilog fundamentals: data types, variables vs nets, arrays of every flavor, strings, enums, structs, unions, and typedef — the building blocks every verification engineer needs before UVM. 🧩 Beginner → Intermediate ⏱ ~25 min read 💻 Code Examples Included 📑 Table of Contents Introduction to SystemVerilog Verilog vs SystemVerilog Data Types: 2-State vs 4-State Logic Variables and Nets Arrays: Packed vs Unpacked Dynamic Arrays Queues Associative Arrays Strings Enumerations Structures Unions Typedef 1 Introduction to SystemVerilog SystemVerilog (IEEE 1800) is a unified hardware description and verification language (HDVL). It extends Verilog (IEEE 1364) with powerful constructs for design (interfaces, always_comb/always_ff, enhanced d...

GPU Memory System & Interconnect: How Data Travels Inside a Modern GPU

GPU Memory System & Interconnect: How Data Travels Inside a Modern GPU Modern GPUs deliver incredible computing power by processing thousands of operations simultaneously. While compute cores often receive the spotlight, the real performance of a GPU depends heavily on how efficiently data moves between memory and compute units. A GPU memory system is designed to provide extremely high bandwidth while keeping latency as low as possible. This is achieved through a collection of specialized hardware components working together, including the Memory Controller, HBM/GDDR memory, Crossbar, Network-on-Chip (NoC), DMA Engine, PCIe Interface, and NVLink. In this article, we'll explore each component in detail and understand how they collectively enable high-performance parallel computing. Why Does GPU Memory Matter? Every GPU application—from gaming and graphics rendering to AI model training and scientific simulations—requires continuous movement of enormous amounts of data. For examp...

Clock Domain Crossing (CDC): A Complete Beginner's Guide to Metastability, Synchronizers & Safe Data Transfer

Clock Domain Crossing (CDC): A Complete Beginner's Guide to Metastability, Synchronizers & Safe Data Transfer Modern System-on-Chip (SoC) designs rarely operate with a single clock. Instead, different modules such as CPUs, GPUs, memory controllers, communication interfaces, and peripherals often run at different clock frequencies or even use completely independent clock sources . When data moves from one clock domain to another, timing uncertainty can cause serious problems such as metastability , data corruption , and unpredictable system behaviour . This challenge is known as Clock Domain Crossing (CDC) . CDC is one of the most important topics in ASIC Design , RTL Design , ASIC Verification , FPGA Design , and SoC Architecture . Every modern chip—from smartphones to automotive processors—uses CDC techniques to ensure reliable communication between multiple clock domains. In this article, we'll explore CDC fundamentals, metastability, synchronization techniques, asynchro...

AXI Verification Interview Questions and Real-World Debugging

AMBA Protocol Series · Part 10 of 10 AXI Verification Interview Questions and Real-World Debugging Common protocol violations, how to read them off a waveform, and a curated set of interview questions with concise, correct answers — the capstone of the core 10-day series. AMBA Protocol Series: From APB & AHB to AXI — A Complete Guide for VLSI Engineers This wraps up the core 10-day series. Everything here draws directly on Days 1–9 — if any answer below feels unfamiliar, that's a good signal for which earlier post to revisit. (If you want to go further, see the 20-day extended list at the end of this post.) In This Article Common Protocol Violations Debugging From a Waveform Interview Questions and Answers Series Recap Extending the Series 1. Common Protocol Violations VALID deasserted before handshake — a source drops VALID before READY ever went high (violates the Day 8 stabi...

Cache Basics and Cache Mapping Techniques

Cache Basics and Cache Mapping Techniques Modern processors execute billions of instructions every second. However, processor speed has increased much faster than main memory (RAM) speed. This difference, known as the memory wall , creates a performance bottleneck because the CPU often has to wait for data from slower memory. To solve this problem, computer systems use cache memory —a small, high-speed memory located between the CPU and the main memory. In this article, we will understand the fundamentals of cache memory, the principle of locality, cache organization, and the three major cache mapping techniques. What is Cache Memory? Cache memory is a small, high-speed memory that stores copies of frequently accessed data from the main memory. Since accessing cache is much faster than accessing RAM, the CPU first checks whether the required data is available in the cache. If the data is found in the cache, it is called a cache hit . Otherwise, the CPU fetches the dat...

Timing Basics in Static Timing Analysis (STA): Delay Models, Sequential Timing, and Wire Delays

Timing Basics in Static Timing Analysis (STA) Static Timing Analysis (STA) is one of the most important verification techniques used in modern VLSI design. Before a chip is manufactured, engineers must verify that every signal reaches its destination within the required clock period. Even if a design passes functional simulation, it may still fail after fabrication because of timing violations. Unlike simulation, Static Timing Analysis mathematically analyzes every timing path without applying input test vectors. This makes STA significantly faster and capable of analyzing millions of timing paths efficiently. Table of Contents What is Static Timing Analysis? Why STA is Required Propagation Delay Contamination Delay Cell Delay Models Combinational Gate Delay Sequential Timing Setup Time Hold Time Wire Delay RC Delay Model PVT Corners Worked Examples Interview Questions Key Takeaways What is Static Timing Analysis? Static Ti...

Computer Architecture Interview Question Part 1

Skip to content Computer Architecture Interview Series Part 1 · CPU Basics · RISC vs CISC · ISA 50 Most Asked Computer Architecture Interview Questions (Part 1) The foundational round every VLSI, ASIC, and CPU design interview opens with: instruction set architecture, RISC vs CISC trade-offs, Von Neumann vs Harvard design, registers, endianness, and the fetch-decode-execute cycle — explained the way interviewers actually expect you to answer.  40 Questions (Q1–Q40) ⌛ 22 min read  VLSI & Computer Architecture Interviews On this page Foundations of Computer Architecture RISC vs CISC — Core Differences Von Neumann, Harvard & the Semantic Gap Architecture Styles, Endianness & Registers ILP, VLIW, Superscalar & Amdahl's Law Register Files, Microcontrollers & the Fetch Cycle Tip...

The Silicon Stack

Search This Blog