Skip to main content

ANALOG DESIGN BLOG 5 — FEEDBACK, STABILITY & COMPENSATION

Image
By
Analog Design Series — Blog 5 of 7

Feedback, Stability & Frequency Compensation


Loop gain, Bode plots, phase margin, pole splitting, and compensation — keeping your amplifier from oscillating

1. Negative Feedback Fundamentals

Negative feedback trades gain for predictability. The closed-loop gain depends on the feedback network (passive, precise) rather than the open-loop amplifier (active, variable).

ACL = A / (1 + Aβ) ≈ 1/β (when Aβ ≫ 1)

Benefits of Negative Feedback

ParameterWithout FeedbackWith Feedback (factor 1+Aβ)
GainA (high, variable)1/β (low, precise)
BandwidthBWBW × (1+Aβ) — wider
DistortionTHDTHD / (1+Aβ) — lower
Input impedance*RinDepends on topology
Output impedance*RoutDepends on topology
SensitivitydA/A(dA/A)/(1+Aβ) — lower
🔴 The Price

Feedback can make a stable system oscillate if the loop gain has excessive phase shift. Stability analysis is mandatory for every feedback design.

2. Four Feedback Topologies

TopologySensesReturnsEffect on ZinEffect on ZoutExample
Series-Shunt (voltage-voltage)VoltageVoltage↑ Increases↓ DecreasesNon-inverting amp
Shunt-Shunt (current-voltage)VoltageCurrent↓ Decreases↓ DecreasesTransimpedance amp
Series-Series (voltage-current)CurrentVoltage↑ Increases↑ IncreasesTransconductance amp
Shunt-Series (current-current)CurrentCurrent↓ Decreases↑ IncreasesCurrent amplifier
💡 Quick Identification

Series at input → Rin increases by (1+Aβ). Shunt at input → Rin decreases. Shunt at output → Rout decreases. Series at output → Rout increases.

3. Loop Gain & Bode Analysis

The loop gain T(s) = A(s)·β(s) determines everything: closed-loop accuracy, bandwidth, and stability.

// Bode Plot Reading: // Magnitude: |T(jω)| in dB vs log frequency // Phase: ∠T(jω) in degrees vs log frequency // Each pole contributes: // −20 dB/decade magnitude slope // −90° phase shift (−45° at the pole frequency) // Each zero contributes: // +20 dB/decade magnitude slope // +90° phase shift (+45° at the zero frequency) // Crossover frequency (f_UGF): where |T| = 0 dB (= 1) // Phase at f_UGF determines stability!
📘 Barkhausen Criterion

A feedback system oscillates when the loop gain satisfies |T(jω)| = 1 and ∠T(jω) = −360° (or equivalently −180° for negative feedback, since the inversion already accounts for 180°). To avoid oscillation, the phase must be less negative than −180° at the frequency where |T| = 1.

4. Gain Margin & Phase Margin

Phase Margin (PM) = 180° + ∠T(jωUGF) (how far from −180° at gain crossover)
Gain Margin (GM) = −|T(jω180)| in dB (how much gain below 0 dB at phase = −180°)
Phase MarginStep ResponseQuality
< 0°Unstable — oscillates❌ Unacceptable
0°–30°Heavy ringing, long settling⚠️ Poor
45°~23% overshoot, moderate ringingAcceptable (minimum)
60°~8.7% overshoot, fast settling✅ Good (target)
70°–80°Minimal overshoot, slowConservative
90°No overshoot — critically dampedOver-compensated
💡 Design Target

Aim for PM ≥ 60° and GM ≥ 10 dB as a standard practice. For switched-capacitor circuits, PM ≥ 72° is preferred to minimize settling error (which matters more than overshoot).

5. Pole Splitting (Miller Compensation)

The most common compensation technique for two-stage op-amps. A capacitor Cc between the output of stage 1 and stage 2 exploits the Miller effect to split the poles apart.

Before Compensation (Two Poles Close Together)

p1 ≈ −1/(R1C1) | p2 ≈ −1/(R2CL)

After Miller Compensation

p1,new ≈ −1/(R1 · gm2R2 · Cc) ← Pushed to lower frequency (dominant)
p2,new ≈ −gm2/CL ← Pushed to higher frequency (non-dominant)

The dominant pole moves down by the factor gm2R2 while the non-dominant pole moves up. This creates the separation needed for stability.

6. RHP Zero & Nulling Techniques

Miller compensation introduces a right-half-plane zero caused by feedforward through Cc:

zRHP = +gm2/Cc

An RHP zero adds +20 dB/dec to magnitude (good) but −90° to phase (bad!) — it degrades phase margin.

Solutions

TechniqueHow It WorksResult
Nulling Resistor RzRz in series with Ccz = gm2/(1−gm2Rz)Cc
Rz = 1/gm2Zero moves to infinityZero eliminated
Rz > 1/gm2Zero moves to LHPCancels p2 — best PM
Cascode compensationCc from output to cascode nodeBlocks feedforward — no RHP zero
Current-buffer compensationCurrent buffer isolates CcZero moved to very high freq.
⚠️ PVT Tracking

If Rz = 1/gm2, the resistor must track gm2 over PVT. A common technique implements Rz as a MOSFET in triode whose gate voltage is derived from the same bias as stage 2, ensuring automatic tracking.

7. Cascode Compensation

Instead of connecting Cc from the output to the stage-1 output, connect it from the output to a low-impedance cascode node inside stage 1. This eliminates the feedforward path that creates the RHP zero.

Cc connects: Vout → source of cascode transistor (low impedance ≈ 1/gm)

Benefits: No RHP zero, no nulling resistor needed, better PSRR. Widely used in telescopic and folded-cascode OTAs with a second gain stage.

8. Multi-Stage Compensation (NMC, RNIC)

With supply voltages below 1V, three-stage amplifiers are sometimes needed. Compensating three poles is more challenging.

TechniqueDescriptionProCon
NMC (Nested Miller)Two Miller caps: Cc1 (stage 3→1), Cc2 (stage 3→2)Simple, well-understoodLarge caps, limited GBW
RNMC (Reversed Nested)Cc1 (stage 2→1), Cc2 (stage 3→2)Better GBW than NMCMore complex stability
RNICReversed NMC + inner capacitorHighest efficiencyDesign complexity
DFCFCDamping factor controlExcellent for heavy loadsExtra amplifiers needed

9. Stability in the Presence of Capacitive Load

External capacitive loads (CL) push the non-dominant pole toward the unity-gain frequency, reducing phase margin.

p2 = gm,output / CL → as CL ↑, p2 ↓ → PM degrades

Solutions for Large CL

Increase Cc — reduces GBW, pushing crossover below p2. Increase gm,output — pushes p2 up but costs more power. Add a buffer — isolates the high-gain node from CL. Indirect compensation — techniques that decouple the dominant pole from CL variation.

📘 Rule of Thumb

For a two-stage Miller OTA, the maximum load capacitance for 60° PM is approximately: CL,max ≈ Cc × gm6 / (2.2 × gm1). Beyond this, increase Cc or gm6.

10. Numerical Stability Analysis

// Two-stage Miller OTA stability check // gm1 = 400μA/V, gm6 = 2mA/V, Cc = 1pF, CL = 5pF // Unity-gain frequency: f_UGF = g_m1 / (2π × C_c) = 400μ / (2π × 1p) = 63.7 MHz // Non-dominant pole: f_p2 = g_m6 / (2π × C_L) = 2m / (2π × 5p) = 63.7 MHz // Ratio f_p2 / f_UGF = 1.0 → Phase margin ≈ 45° (borderline!) // For PM ≥ 60°, need f_p2 ≥ 2.2 × f_UGF // Fix option 1: Increase gm6 to 2.2 × 2m = 4.4 mA/V // Fix option 2: Increase Cc to 2.2 pF (but slew rate drops) // Fix option 3: Reduce CL (may not be possible) // RHP zero location: f_z = g_m6 / (2π × C_c) = 2m / (2π × 1p) = 318 MHz // At 5× f_UGF → adds about −11° at crossover // With nulling resistor Rz = 1/gm6 = 500Ω → zero eliminated // Gain margin check: // Phase hits −180° at f_p2 = 63.7 MHz // |T| at that frequency ≈ 0 dB → GM ≈ 0 dB (bad!) // After fixing gm6 = 4.4 mA/V: f_p2_new = 4.4m / (2π × 5p) = 140 MHz // GM ≈ 20log(140/63.7) = 6.8 dB → acceptable with nulling R

🔁 Blog 5 Recap

  • Negative feedback trades gain for predictability, linearity, and bandwidth — but risks instability.
  • Four topologies exist — identified by how feedback senses (voltage/current) and returns (voltage/current).
  • Phase margin ≥ 60° and gain margin ≥ 10 dB are standard design targets.
  • Miller compensation splits poles but creates an RHP zero — fix with a nulling resistor or cascode compensation.
  • Multi-stage amplifiers need NMC, RNMC, or more advanced techniques for three-pole compensation.
  • Large CL pushes p2 toward fUGF — budget gm,output accordingly.

📚 Next up — Blog 6: Noise, Matching & Layout for Analog — thermal, flicker, Pelgrom's law, and layout techniques that make or break silicon.

↑ Back to Table of Contents
Labels:

Comments

Post a Comment

Popular posts from this blog

Module 1 — SystemVerilog Basics

By
VLSI Verification  •  SystemVerilog Series Module 1 — SystemVerilog Basics A complete, example-driven walkthrough of SystemVerilog fundamentals: data types, variables vs nets, arrays of every flavor, strings, enums, structs, unions, and typedef — the building blocks every verification engineer needs before UVM. 🧩 Beginner → Intermediate ⏱ ~25 min read 💻 Code Examples Included 📑 Table of Contents Introduction to SystemVerilog Verilog vs SystemVerilog Data Types: 2-State vs 4-State Logic Variables and Nets Arrays: Packed vs Unpacked Dynamic Arrays Queues Associative Arrays Strings Enumerations Structures Unions Typedef 1 Introduction to SystemVerilog SystemVerilog (IEEE 1800) is a unified hardware description and verification language (HDVL). It extends Verilog (IEEE 1364) with powerful constructs for design (interfaces, always_comb/always_ff, enhanced d...
Post a Comment
Read more

GPU Memory System & Interconnect: How Data Travels Inside a Modern GPU

By
GPU Memory System & Interconnect: How Data Travels Inside a Modern GPU Modern GPUs deliver incredible computing power by processing thousands of operations simultaneously. While compute cores often receive the spotlight, the real performance of a GPU depends heavily on how efficiently data moves between memory and compute units. A GPU memory system is designed to provide extremely high bandwidth while keeping latency as low as possible. This is achieved through a collection of specialized hardware components working together, including the Memory Controller, HBM/GDDR memory, Crossbar, Network-on-Chip (NoC), DMA Engine, PCIe Interface, and NVLink. In this article, we'll explore each component in detail and understand how they collectively enable high-performance parallel computing. Why Does GPU Memory Matter? Every GPU application—from gaming and graphics rendering to AI model training and scientific simulations—requires continuous movement of enormous amounts of data. For examp...
Post a Comment
Read more

Clock Domain Crossing (CDC): A Complete Beginner's Guide to Metastability, Synchronizers & Safe Data Transfer

By
Clock Domain Crossing (CDC): A Complete Beginner's Guide to Metastability, Synchronizers & Safe Data Transfer Modern System-on-Chip (SoC) designs rarely operate with a single clock. Instead, different modules such as CPUs, GPUs, memory controllers, communication interfaces, and peripherals often run at different clock frequencies or even use completely independent clock sources . When data moves from one clock domain to another, timing uncertainty can cause serious problems such as metastability , data corruption , and unpredictable system behaviour . This challenge is known as Clock Domain Crossing (CDC) . CDC is one of the most important topics in ASIC Design , RTL Design , ASIC Verification , FPGA Design , and SoC Architecture . Every modern chip—from smartphones to automotive processors—uses CDC techniques to ensure reliable communication between multiple clock domains. In this article, we'll explore CDC fundamentals, metastability, synchronization techniques, asynchro...
Post a Comment
Read more

AXI Verification Interview Questions and Real-World Debugging

By
AMBA Protocol Series · Part 10 of 10 AXI Verification Interview Questions and Real-World Debugging Common protocol violations, how to read them off a waveform, and a curated set of interview questions with concise, correct answers — the capstone of the core 10-day series. AMBA Protocol Series: From APB & AHB to AXI — A Complete Guide for VLSI Engineers This wraps up the core 10-day series. Everything here draws directly on Days 1–9 — if any answer below feels unfamiliar, that's a good signal for which earlier post to revisit. (If you want to go further, see the 20-day extended list at the end of this post.) In This Article Common Protocol Violations Debugging From a Waveform Interview Questions and Answers Series Recap Extending the Series 1. Common Protocol Violations VALID deasserted before handshake — a source drops VALID before READY ever went high (violates the Day 8 stabi...
Post a Comment
Read more

Cache Basics and Cache Mapping Techniques

By
  Cache Basics and Cache Mapping Techniques  Modern processors execute billions of instructions every second. However, processor speed has increased much faster than main memory (RAM) speed. This difference, known as the memory wall , creates a performance bottleneck because the CPU often has to wait for data from slower memory. To solve this problem, computer systems use cache memory —a small, high-speed memory located between the CPU and the main memory. In this article, we will understand the fundamentals of cache memory, the principle of locality, cache organization, and the three major cache mapping techniques. What is Cache Memory? Cache memory is a small, high-speed memory that stores copies of frequently accessed data from the main memory. Since accessing cache is much faster than accessing RAM, the CPU first checks whether the required data is available in the cache. If the data is found in the cache, it is called a cache hit . Otherwise, the CPU fetches the dat...
Post a Comment
Read more

Timing Basics in Static Timing Analysis (STA): Delay Models, Sequential Timing, and Wire Delays

By
Timing Basics in Static Timing Analysis (STA) Static Timing Analysis (STA) is one of the most important verification techniques used in modern VLSI design. Before a chip is manufactured, engineers must verify that every signal reaches its destination within the required clock period. Even if a design passes functional simulation, it may still fail after fabrication because of timing violations. Unlike simulation, Static Timing Analysis mathematically analyzes every timing path without applying input test vectors. This makes STA significantly faster and capable of analyzing millions of timing paths efficiently. Table of Contents What is Static Timing Analysis? Why STA is Required Propagation Delay Contamination Delay Cell Delay Models Combinational Gate Delay Sequential Timing Setup Time Hold Time Wire Delay RC Delay Model PVT Corners Worked Examples Interview Questions Key Takeaways What is Static Timing Analysis? Static Ti...
Post a Comment
Read more

Computer Architecture Interview Question Part 1

By
Skip to content Computer Architecture Interview Series Part 1 · CPU Basics · RISC vs CISC · ISA 50 Most Asked Computer Architecture Interview Questions (Part 1) The foundational round every VLSI, ASIC, and CPU design interview opens with: instruction set architecture, RISC vs CISC trade-offs, Von Neumann vs Harvard design, registers, endianness, and the fetch-decode-execute cycle — explained the way interviewers actually expect you to answer.  40 Questions (Q1–Q40) ⌛ 22 min read  VLSI & Computer Architecture Interviews On this page Foundations of Computer Architecture RISC vs CISC — Core Differences Von Neumann, Harvard & the Semantic Gap Architecture Styles, Endianness & Registers ILP, VLIW, Superscalar & Amdahl's Law Register Files, Microcontrollers & the Fetch Cycle Tip...
Post a Comment
Read more